An open-source Verilog implementation of UART featuring 8-bit and 32-bit architectures with simulation support for efficient data exchange.
-
Updated
Dec 19, 2023 - Verilog
An open-source Verilog implementation of UART featuring 8-bit and 32-bit architectures with simulation support for efficient data exchange.
RTL code of an 8-bit CPU designed in Verilog.
Add a description, image, and links to the testbench-verification topic page so that developers can more easily learn about it.
To associate your repository with the testbench-verification topic, visit your repo's landing page and select "manage topics."