Popular repositories Loading

1. UVM-ALU UVM-ALU Public

   ALU (4 modes of operation)

   SystemVerilog

2. UVM---Sync.-FIFO UVM---Sync.-FIFO Public

   SystemVerilog

3. SV-AXI SV-AXI Public

   SystemVerilog

4. Round-Robin-Scheduler Round-Robin-Scheduler Public

   Write code for round robin schedular. There are five processes P0, P1, P2, P3 and P4 participating for time slot access. Output is 5 bit vector [4:0] process done, each bit corresponds to one proce…

   SystemVerilog

5. UVM-LAYERED-TB-ARCHITECTURE UVM-LAYERED-TB-ARCHITECTURE Public

   SKELETON FOR UVM TB

   Python