Skip to content

Commit

Permalink
Renamed 'makefile'=>'Makefile'
Browse files Browse the repository at this point in the history
  • Loading branch information
jxwleong committed Sep 8, 2023
1 parent ce6e70e commit 3777a13
Show file tree
Hide file tree
Showing 3 changed files with 2 additions and 2 deletions.
4 changes: 2 additions & 2 deletions .github/workflows/rtl_tb_test.yml
Original file line number Diff line number Diff line change
Expand Up @@ -22,10 +22,10 @@ jobs:
- name: Build and run Verilog simulation
working-directory: testbench/rtl_tb # Subsequent step will back to root directory automatically
run:
make -f makefile all
make -f Makefile all


- name: Clean up
working-directory: testbench/rtl_tb
run:
make -f makefile clean
make -f Makefile clean
File renamed without changes.
File renamed without changes.

0 comments on commit 3777a13

Please sign in to comment.