Skip to content

Unified Power Format Demo (SystemVerilog and UPF)

Notifications You must be signed in to change notification settings

jiangyu1071/UPF-Demo

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

6 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

UPF-Demo

UPF (Unified Power Format) Demonstration Project in SystemVerilog + UPF for Mentor Graphics Questa. Documentation in Russian is available in doc/.

About

Unified Power Format Demo (SystemVerilog and UPF)

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Stata 51.2%
  • SystemVerilog 48.8%