Pinned Loading

1. IEEE-NITK/VLSI_design-of-RISC IEEE-NITK/VLSI_design-of-RISC Public

   IEEE Executive project for the year 2021-2022

   Verilog 8 2

2. RISC-V-CPU-Core RISC-V-CPU-Core Public

   This repo contains the codes which I implemented while completing the course "Building a RISC-V CPU Core" offered by Linux Foundation through edx.

   1

3. Term-Project Term-Project Public

   Verilog

4. caravel_cocotb caravel_cocotb Public

   Verilog