{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"vtr-verilog-to-routing","owner":"verilog-to-routing","isFork":false,"description":"Verilog to Routing -- Open Source CAD Flow for FPGA Research","allTopics":["routing","eda","synthesis","placement","vpr","fpga","cad","verilog","vtr"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":67,"issueCount":416,"starsCount":1002,"forksCount":387,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-25T01:26:34.473Z"}},{"type":"Public","name":"tatum","owner":"verilog-to-routing","isFork":false,"description":"Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits","allTopics":["eda","cad","sta","tatum"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":1,"issueCount":3,"starsCount":53,"forksCount":9,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-28T20:17:41.076Z"}},{"type":"Public","name":"libblifparse","owner":"verilog-to-routing","isFork":false,"description":"Parsing library for BLIF netlists","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":3,"issueCount":2,"starsCount":18,"forksCount":10,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-03T11:53:43.661Z"}},{"type":"Public","name":"verilog-to-routing.github.io","owner":"verilog-to-routing","isFork":false,"description":"Website for Verilog to Routing","allTopics":[],"primaryLanguage":{"name":"SCSS","color":"#c6538c"},"pullRequestCount":4,"issueCount":0,"starsCount":5,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-19T00:16:50.383Z"}},{"type":"Public","name":"ezgl","owner":"verilog-to-routing","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":8,"forksCount":5,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-12T05:44:51.283Z"}},{"type":"Public","name":"libsdcparse","owner":"verilog-to-routing","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":1,"issueCount":2,"starsCount":11,"forksCount":6,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-01-29T20:22:30.485Z"}},{"type":"Public","name":"vtr-buildbot","owner":"verilog-to-routing","isFork":false,"description":"Buildbot Infrastructure for VTR","allTopics":[],"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-12-12T14:58:49.250Z"}}],"repositoryCount":7,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"verilog-to-routing repositories"}