{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"jUvm","owner":"chiselverify","isFork":false,"description":"Verification of digital circuits in Java and Scala","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-11T01:46:38.160Z"}},{"type":"Public","name":"chiselverify","owner":"chiselverify","isFork":false,"description":"A dynamic verification library for Chisel.","allTopics":["chisel","constrained-random-verification","functional-coverage","bus-functional-model","chisel-test","timed-assertions","testing","coverage","scala","verification"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":8,"starsCount":138,"forksCount":22,"license":"BSD 2-Clause \"Simplified\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-06T22:43:56.504Z"}},{"type":"Public","name":"explore-cocotb","owner":"chiselverify","isFork":false,"description":"Play around ith coctb and pyuvm","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-08-09T09:26:59.678Z"}},{"type":"Public","name":"documentation","owner":"chiselverify","isFork":false,"description":"Documentation surrounding the ChiselVerify project. This includes presentations and research papers written on the topic.","allTopics":["documentation","scala","research","verification","chisel"],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":0,"issueCount":0,"starsCount":7,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-10-23T14:40:09.814Z"}},{"type":"Public","name":"otherverify","owner":"chiselverify","isFork":false,"description":" Examples of verification solutions (e.g., UVM, cocotb,...)","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":6,"forksCount":0,"license":"BSD 2-Clause \"Simplified\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-10-21T16:58:59.754Z"}},{"type":"Public","name":"class2020","owner":"chiselverify","isFork":false,"description":"Material for the class on verification of digital designs","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":3,"license":"BSD 2-Clause \"Simplified\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-02-23T14:48:29.882Z"}},{"type":"Public","name":"Docker","owner":"chiselverify","isFork":false,"description":"Repository for Dockerfiles","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-10-30T11:13:20.897Z"}},{"type":"Public","name":"vhdl2verilog","owner":"chiselverify","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":13,"forksCount":4,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-08-30T16:27:33.813Z"}}],"repositoryCount":8,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"chiselverify repositories"}