{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"AHBUart","owner":"NYU-Processor-Design","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-28T04:08:36.713Z"}},{"type":"Public","name":"PurdNyUart","owner":"NYU-Processor-Design","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"Creative Commons Zero v1.0 Universal","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-28T03:58:00.220Z"}},{"type":"Public","name":".github","owner":"NYU-Processor-Design","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Creative Commons Zero v1.0 Universal","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-28T03:44:09.485Z"}},{"type":"Public","name":"nyu-processor-design.github.io","owner":"NYU-Processor-Design","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":1,"issueCount":5,"starsCount":0,"forksCount":38,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-28T03:41:22.156Z"}},{"type":"Public","name":"onboarding-lab-2","owner":"NYU-Processor-Design","isFork":false,"description":"Onboarding Lab for Week 2","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":27,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-20T18:17:55.216Z"}},{"type":"Public","name":"nyu-core","owner":"NYU-Processor-Design","isFork":false,"description":"The code and tests for the RISCV-32I compatible core for the NYU Processor Design VIP team.","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":1,"issueCount":50,"starsCount":2,"forksCount":11,"license":"Creative Commons Zero v1.0 Universal","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T06:17:04.615Z"}},{"type":"Public","name":"nyu-amba","owner":"NYU-Processor-Design","isFork":false,"description":"NYU Processor Design Team's interpretation of ARM's AMBA specifications.","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":4,"issueCount":13,"starsCount":1,"forksCount":6,"license":"Creative Commons Zero v1.0 Universal","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T05:50:01.105Z"}},{"type":"Public","name":"nyu-registry","owner":"NYU-Processor-Design","isFork":false,"description":"NYU Processor Design vcpkg Registry","allTopics":[],"primaryLanguage":{"name":"CMake","color":"#DA3434"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T05:41:55.415Z"}},{"type":"Public","name":"nyu-util","owner":"NYU-Processor-Design","isFork":false,"description":"Utilities for the NYU ProcDesign team","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Creative Commons Zero v1.0 Universal","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T05:39:53.993Z"}},{"type":"Public","name":"onboarding-lab-3","owner":"NYU-Processor-Design","isFork":false,"description":"Onboarding Lab for Week 3","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":24,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-11T01:07:38.988Z"}},{"type":"Public template","name":"component-template","owner":"NYU-Processor-Design","isFork":false,"description":"General SystemVerilog Component Development Template","allTopics":[],"primaryLanguage":{"name":"CMake","color":"#DA3434"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Creative Commons Zero v1.0 Universal","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-07T09:51:38.493Z"}},{"type":"Public","name":"onboarding-lab-5","owner":"NYU-Processor-Design","isFork":false,"description":"Lab 5 Exercise","allTopics":[],"primaryLanguage":{"name":"CMake","color":"#DA3434"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":3,"license":"Creative Commons Zero v1.0 Universal","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-01T16:43:43.676Z"}},{"type":"Public","name":"nyu-cmake","owner":"NYU-Processor-Design","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"CMake","color":"#DA3434"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Creative Commons Zero v1.0 Universal","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-10-23T07:14:43.006Z"}},{"type":"Public","name":"nyu-sim-harness","owner":"NYU-Processor-Design","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Creative Commons Zero v1.0 Universal","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-31T12:32:27.550Z"}},{"type":"Public","name":"nyu-simple-core","owner":"NYU-Processor-Design","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"CMake","color":"#DA3434"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Creative Commons Zero v1.0 Universal","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-31T08:49:09.782Z"}},{"type":"Public","name":"nyu-mem","owner":"NYU-Processor-Design","isFork":false,"description":"The code and tests necessary to perform all memory related functions for the NYU Processor Design VIP team. This includes RAM, ROM, and a memory controller among other components as needed.","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":5,"starsCount":0,"forksCount":2,"license":"Creative Commons Zero v1.0 Universal","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-04-27T03:43:56.507Z"}},{"type":"Public","name":"onboarding-lab-4","owner":"NYU-Processor-Design","isFork":false,"description":"Onboarding Lab for Week 4","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":20,"license":"Creative Commons Zero v1.0 Universal","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-02-07T19:09:48.770Z"}},{"type":"Public","name":"explore-verilog","owner":"NYU-Processor-Design","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"CMake","color":"#DA3434"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Creative Commons Zero v1.0 Universal","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-01-29T20:31:39.273Z"}}],"repositoryCount":18,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"NYU-Processor-Design repositories"}