-
Notifications
You must be signed in to change notification settings - Fork 0
/
DE2_115.sv
152 lines (152 loc) · 2.97 KB
/
DE2_115.sv
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
module DE2_115(
input CLOCK_50,
input CLOCK2_50,
input CLOCK3_50,
input ENETCLK_25,
input SMA_CLKIN,
output SMA_CLKOUT,
output [8:0] LEDG,
output [17:0] LEDR,
input [3:0] KEY,
input [17:0] SW,
output [6:0] HEX0,
output [6:0] HEX1,
output [6:0] HEX2,
output [6:0] HEX3,
output [6:0] HEX4,
output [6:0] HEX5,
output [6:0] HEX6,
output [6:0] HEX7,
output LCD_BLON,
inout [7:0] LCD_DATA,
output LCD_EN,
output LCD_ON,
output LCD_RS,
output LCD_RW,
output UART_CTS,
input UART_RTS,
input UART_RXD,
output UART_TXD,
inout PS2_CLK,
inout PS2_DAT,
inout PS2_CLK2,
inout PS2_DAT2,
output SD_CLK,
inout SD_CMD,
inout [3:0] SD_DAT,
input SD_WP_N,
output [7:0] VGA_B,
output VGA_BLANK_N,
output VGA_CLK,
output [7:0] VGA_G,
output VGA_HS,
output [7:0] VGA_R,
output VGA_SYNC_N,
output VGA_VS,
input AUD_ADCDAT,
inout AUD_ADCLRCK,
inout AUD_BCLK,
output AUD_DACDAT,
inout AUD_DACLRCK,
output AUD_XCK,
output EEP_I2C_SCLK,
inout EEP_I2C_SDAT,
output I2C_SCLK,
inout I2C_SDAT,
output ENET0_GTX_CLK,
input ENET0_INT_N,
output ENET0_MDC,
input ENET0_MDIO,
output ENET0_RST_N,
input ENET0_RX_CLK,
input ENET0_RX_COL,
input ENET0_RX_CRS,
input [3:0] ENET0_RX_DATA,
input ENET0_RX_DV,
input ENET0_RX_ER,
input ENET0_TX_CLK,
output [3:0] ENET0_TX_DATA,
output ENET0_TX_EN,
output ENET0_TX_ER,
input ENET0_LINK100,
output ENET1_GTX_CLK,
input ENET1_INT_N,
output ENET1_MDC,
input ENET1_MDIO,
output ENET1_RST_N,
input ENET1_RX_CLK,
input ENET1_RX_COL,
input ENET1_RX_CRS,
input [3:0] ENET1_RX_DATA,
input ENET1_RX_DV,
input ENET1_RX_ER,
input ENET1_TX_CLK,
output [3:0] ENET1_TX_DATA,
output ENET1_TX_EN,
output ENET1_TX_ER,
input ENET1_LINK100,
input TD_CLK27,
input [7:0] TD_DATA,
input TD_HS,
output TD_RESET_N,
input TD_VS,
inout [15:0] OTG_DATA,
output [1:0] OTG_ADDR,
output OTG_CS_N,
output OTG_WR_N,
output OTG_RD_N,
input OTG_INT,
output OTG_RST_N,
input IRDA_RXD,
output [12:0] DRAM_ADDR,
output [1:0] DRAM_BA,
output DRAM_CAS_N,
output DRAM_CKE,
output DRAM_CLK,
output DRAM_CS_N,
inout [31:0] DRAM_DQ,
output [3:0] DRAM_DQM,
output DRAM_RAS_N,
output DRAM_WE_N,
output [19:0] SRAM_ADDR,
output SRAM_CE_N,
inout [15:0] SRAM_DQ,
output SRAM_LB_N,
output SRAM_OE_N,
output SRAM_UB_N,
output SRAM_WE_N,
output [22:0] FL_ADDR,
output FL_CE_N,
inout [7:0] FL_DQ,
output FL_OE_N,
output FL_RST_N,
input FL_RY,
output FL_WE_N,
output FL_WP_N,
inout [35:0] GPIO,
input HSMC_CLKIN_P1,
input HSMC_CLKIN_P2,
input HSMC_CLKIN0,
output HSMC_CLKOUT_P1,
output HSMC_CLKOUT_P2,
output HSMC_CLKOUT0,
inout [3:0] HSMC_D,
input [16:0] HSMC_RX_D_P,
output [16:0] HSMC_TX_D_P,
inout [6:0] EX_IO
);
Top top(
.mode(SW[5:0]),
.clk(CLOCK_50),
.rst(SW[16]),
.port({GPIO[7], GPIO[5], GPIO[3], GPIO[1], GPIO[6], GPIO[4], GPIO[2], GPIO[0]}),
.shift(GPIO[8]),
.latch(GPIO[9]),
.gnd({GPIO[14], GPIO[12], GPIO[10]}),
.letter(SW[17]),
.start(KEY[3]),
.set(KEY[2]),
.speed_up(KEY[0]),
.speed_down(KEY[1])
);
endmodule